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Random telegraph-signal noise RTN is measured in junctionless metal-oxide-silicon field-effect
transistors JL MOSFETs as a function of gate and drain voltage and temperature. It is shown that
the RTN in JL MOSFETs increases significantly when an accumulation layer is formed. The
amplitude of RTN is considerably smaller in JL devices than in inversion-mode MOSFET fabricated
using similar fabrication parameters. A measurement technique is developed to extract the main
parameters of the traps, including the average charge capture and emission time from the traps.
© 2011 American Institute of Physics. doi:10.1063/1.3557505
The scaling of field-effect transistors results in an in-
creased sensitivity of the devices to local charge trapping/
detrapping processes, which influence electrical transport in
the channel and generate noise. The junctionless JL metal-
oxide-semiconductor field-effect transistor MOSFET has
recently been proposed1,2 as an alternative device for sub-
20-nm nodes. The JL architecture eliminates the need for
forming PN junctions. In a JL MOSFET, the channel con-
taining the carriers flowing from source to drain is located
inside a heavily doped silicon nanowire, and the electric field
inside of the channel, perpendicular to the current flow, is
very low.3 No study on random telegraph-signal noise
RTN in heavily doped devices has been reported yet, al-
though it was recently shown that accumulation mode AM
MOSFETs with highly doped substrate present unusually
low levels of 1/f noise.4
In this letter, we study RTN in nanowire NW silicon
JL MOSFETs and compare these results with the RTN
characteristics of inversion-mode IM NW MOSFETs
fabricated using the same processing steps. The devices re-
ported here are multigate silicon NW n-type MOSFETs with
pi-gate architecture fabricated on UNIBOND® silicon-on-
insulator wafers. The width and thickness of the silicon
nanowires are both approximately equal to 10 nm see the
inset of Fig. 1. The gate length is 1 m. The gate oxide and
buried oxide thickness are 7 and 340 nm, respectively. The
JL MOSFETs have uniform N-type doping concentration of
11019 cm−3 in the source, drain, and channel regions.
“Standard” IM pi-gate MOSFETs were made using the same
fabrication process. These have the same dimensions as the
JL devices but have a p-type channel doping concentration
of 21018 cm−3 and an n-type doping concentration of
11020 cm−3 in the source and drain regions. The JL
MOSFETs have a P+-polysilicon gate electrode and the IM
devices have an N+-polysilicon gate electrode.
Figure 1 shows the drain current versus gate voltage
characteristics IDVG of the measured NW MOSFETs. The
threshold voltage of the IM Vth
IM and JL devices Vth
JL was
extracted using the second derivative of the drain current
versus gate voltage technique and is equal to 0.2 and 0.33 V,
respectively. The RTN of the drain current is measured above
threshold, and for the same gate voltage overdrive, defined as
VGO=VG−Vth. The measured RTN curves are presented in
Fig. 2a. In our case, the RTN can be described by two drain
current levels: high-current on level and a low-current off
level. The duration for which the drain current is in the high-
current state represents the capture time c of traps,
whereas the time in the low-current state represents the emis-
sion time e.
5 It should be noted that the magnitude of the
relative RTN amplitude of the drain current ID / ID is con-
siderably larger in the IM devices than in the JL devices Fig.
2b.
The relative RTN amplitude of the drain current in both
types of the devices varies as the inverse of gate voltage
overdrive: ID / IDVG−Vth−1 see the inset of Fig. 2b.
A similar VG−Vth−1 dependence can be obtained in first
approximation for IM MOSFETs from Eq. 67 of Ref. 6,
ID
ID
=
q
WLCox

gm
ID

q
WLCoxVG − Vth
 1 + 11 + −1VG − Vth−1 , 1
where gm is the transconductance, W and L are the electrical
width and length of the channel, Cox is the gate oxide capaci-
aElectronic mail: jean-pierre.colinge@tyndall.ie.
FIG. 1. IDVG characteristics of JL and IM MOSFETs and their second
derivatives. VD=50 mV. Inset: high-resolution transmission electron micro-
scope photograph of the cross section of a transistor.
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tance, and  is the mobility degradation factor. Equation 1
can be applied to AM MOSFETs operating in the linear re-
gime if the threshold voltage Vth is replaced by the flat-band
voltage, which is the threshold of accumulation. Thus, a
VG−Vth−1 variation of the relative RTN amplitude of the
drain current ID / ID in a JL device is the signature of the
presence of an accumulation channel. The AM surface-
channel RTN in JL transistors follows the same general law
in ID / IDgm / ID observed in IM devices.7 This can be seen
from comparing Fig. 2b with the gm / IDVG characteristics
measured on JL devices.8 The dependence of the bulk chan-
nel current on the JL MOSFET is more complicated9 and
does not follow a VG−Vth−1 law.
The measurement of the average capture time 	c
 and
the average emission time 	e
 as a function of gate voltage
allows us to the estimate energy distribution and the position
in the channel of the oxide trap levels responsible for RTN
generation. The physical distance of the oxide trap xT from
the SiO2–Si interface can be extracted from the dependence
of ln	c
 / 	e
 on either VG−Vth IM device or VG−VFB
AM device presented in Fig. 2d, using the conventional
expression5
dln	c

	e


dVG

q
kT

xT
Tox
, 2
where Tox is the gate oxide thickness. The value of xT
from the JL devices is 2.9 nm, and it is 2.0 nm for the IM
devices. From the value of gate voltage overdrive VG
−VFB corresponding to the point where 	c
 and 	e
 are
equal Fig. 2c, and the equation of detailed balance,
	c
 / 	e
=g expET−EF /kT, we can estimate the energy of
the traps ECox−ET from the following expression for the JL
device in accumulation:
ECox − ET = ECox − EF −
VG − VFB
Tox
xT, 3
where ECox−EF is the energy difference between the mini-
mum of the conduction band of the gate oxide and the Fermi
FIG. 3. a Relative RTN amplitude of drain current vs
drain voltage. b Ratio of average capture time to av-
erage emission time vs drain voltage. c Relative RTN
amplitude of drain current vs measurement temperature.
d Arrhenius plot of emission time for the JL and IM
MOSFETs VG−Vth=0.42 V.
FIG. 2. a Random telegraph-signal noise in IM and JL
MOSFETs at VD=50 mV and VG−Vth=0.52 V. b
Dependence of the relative RTN amplitude of drain cur-
rent on gate voltage overdrive the inset represents the
dependence of the relative RTN amplitude vs reverse
gate voltage overdrive. c Average capture and emis-
sion time vs gate voltage overdrive. d Ratio of aver-
age capture time to average emission time vs gate volt-
age overdrive. In the JL device, Vth is replaced by VFB
in the expression of the gate voltage overdrive.
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level in the silicon nanowire. We find hat ECox−ET is equal to
3.05 eV for the JL device.
For the same gate voltage overdrive, the relative RTN
amplitude of the drain current in the JL devices is consider-
ably smaller than in the IM devices. This observation is true
whether the devices are analyzed as a function of drain volt-
age Fig. 3a or at high temperature Fig. 3c. This indi-
cates that the drain current in JL MOSFETs is more stable
than in IM devices. From the slope of ln	c
 / 	e
 versus
VD, the position of the traps along the channel YT can be
estimated.6 Because the slope of ln	c
 / 	e
 versus VD is
the same for JL and IM devices Fig. 3b, one can conclude
that the trap location in the channel is the same for both
devices. According to our calculations, the trap location in
the channel is 150 nm from the source edge.
The activation energy can be determined from the de-
pendence of the average emission time on temperature for a
constant gate voltage overdrive Fig. 3d and it can be as-
sociated with the energy of the traps.10 In the case of the JL
device, the activation energy is 0.19 eV, and it is 0.77 eV for
the IM device. This indicates a much larger energy band
bending in the silicon nanowire near the SiO2–Si interface in
the IM MOSFET than in the JL device.
In conclusion, we observe a smaller relative RTN ampli-
tude in the drain current of junctionless nanowire transistors
than in inversion-mode MOSFETs. This is due to the absence
of an electric field attracting majority carriers in our case,
electrons toward the gate oxide/silicon interface. The aver-
age capture time of electrons into traps located in the gate
oxide is considerably longer in case of the JL devices than in
case of the IM transistors.
This work was supported by the Science Foundation Ire-
land grant Contract No. 05/IN/I888 and enabled by the Pro-
gramme for Research in Third-Level Institutions. This work
was supported in part by the European Community EC
Seventh Framework Program through the Networks of Ex-
cellence NANOSIL and EUROSOI+ under Contract Nos.
216171 and 216373.
1C. W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, and J. P.
Colinge, Appl. Phys. Lett. 94, 053511 2009.
2J.-P. Colinge, C.-W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I.
Ferain, P. Razavi, B. O’Neill, A. Blake, M. White, A.-M. Kelleher, B.
McCarthy, and R. Murphy, Nat. Nanotechnol. 15, 225 2010.
3J. P. Colinge, C. W. Lee, I. Ferain, N. Dehdashti Akhavan, R. Yan, P.
Razavi, R. Yu, A. N. Nazarov, and R. T. Doria, Appl. Phys. Lett. 96,
073510 2010.
4W. Cheng, A. Teramoto, and T. Ohmi, Microelectron. Eng. 86, 1786
2009.
5K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, IEEE Electron Device Lett.
11, 90 1990.
6G. Ghibaudo, Microelectron. Eng. 39, 31 1997.
7O. Roux dit Buisson, G. Ghibaudo, and J. Brini, Solid-State Electron. 35,
1273 1992.
8R. T. Doria, M. A. Pavanello, C.-W. Lee, I. Ferain, N. Dehdashti-Akhavan,
R. Yan, P. Razavi, R. Yu, A. Kranti, and J.-P Colinge, ECS Trans. 31, 13
2010.
9J. P. Colinge, C. W. Lee, N. Dehdashti Akhavan, R. Yan, I. Ferain, P.
Razavi, A. Kranti, and R. Yu, in Semiconductor-on-Insulator Materials for
Nanoelectronics Applications, edited by A. N. Nazarov, J. P. Colinge, F.
Balestra, J. P. Raskin, F. Gamiz, and V. S. Lysenko Springer, Berlin,
2011, p. 187.
10M. J. Kirton and M. J. Uren, Appl. Phys. Lett. 48, 1270 1986.
092111-3 Nazarov et al. Appl. Phys. Lett. 98, 092111 2011
